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In this letter, a 40-Gb/s 4-V pp differential modulator driver fabricated in 90-nm CMOS is demonstrated. The proposed modulator driver employs the distributed amplifier (DA) topology with the modified cascode stages to achieve a large output swing, whilst preventing transistor breakdown. In addition, the characteristics of high gain and large bandwidth can be obtained simultaneously.
II. CIRCUIT DESIGN AND ANALYSIS

A. Distributed Amplifier
The DA is a well-known and widely used topology for various applications. Based on the principle of transmission line (TML), the intrinsic parasitic capacitances of the active devices combine with the external inductive components to form the artificial TMLs, and a wide bandwidth can be obtained [6] - [9] . Fig. 2 shows the proposed DA in a differential configuration. Spiral inductors are used to form the gate and drain lines. The top metal layer with a thickness of 3 μm is employed with the pattern ground for alleviated substrate effects and enhanced quality (Q) factors. The cascode topology is used as the unit stage, which features higher input and output isolation, improved power gain, and increased output swing compared with the common-source (CS) stage. Note that the transistor sizes and stage numbers need to be design properly for wide bandwidth and high gain. A higher power gain can be achieved by selecting larger transistor sizes. However, this also requires the gate and drain lines to have increased inductance for maintaining the characteristic impedance of the line. The increased inductance will have a lower self-resonant frequency, which could ultimately limit the circuit bandwidth. In this design, the sizes of the cascode transistors are designed as 32 (CS) and 55 μm [commongate (CG)] with the four unit stages to achieve the desired bandwidth and gain. Also, both CS and CG transistors are the standard RF core device.
B. Modified Cascode Stage
As mentioned previously, the relatively low breakdown voltage of CMOS devices is the main limitation for the output 1531-1309 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. swing of the modulator driver. The supply voltage suggested by the foundry for the adopted 90-nm RF CMOS is 1.2 V (maximum up to ∼1.5 V) to avoid transistor breakdown and ensure long-term reliability. The cascode configuration is often used to enhance the output voltage swing [6] , [7] . However, the gate bias of the CG stage is fixed in a typical cascode gain cell, and hence the transistor could encounter the breakdown situation if a large swing appears at the drain node of the cascode cell. We propose the modified cascode configuration to resolve the problem as shown in Fig. 3(a) , where a metal-insulator-metal capacitor C G is added between the gate of M 2 and ground [10] , and two resistors R s and R b are employed as feedback. As the circuit operates at relatively low frequencies (assuming the capacitances can be neglected), the voltage of V X can be determined by the voltage divider of R s and R b as shown in (1), which allows V X to swing with the drain voltage V D of M 2 . As a result, the difference of the drain-gate voltage reduces to prevent M 2 breakdown. Similarly, V X swings simultaneously with the AC signal at high frequencies because the capacitances including C G , and the parasitic capacitances C gs and C gd start to play important roles. Based on small-signal analysis, V X can be obtained using (2) at high frequencies
where (1) and (2) agree very well with the small-signal model simulation based on the actual circuit parameters. As shown in Fig. 3(b) , the simulated results indicate that the drain-gate voltage V DG of M 2 can be reduced by 33% compared with the conventional cascode stage for the same output swing of 2 V. However, the additional RC components may also degrade the bandwidth, and need to be designed carefully. Fig. 4(a) and (b) shows how the bandwidth and gain vary with C G and R b , respectively. Tradeoffs exist between gain bandwidth and transistors protection capability. For example, increasing C G can enhance the bandwidth. However, the voltage at the gate will not vary with the drain voltage if C G becomes too large, and the transistor becomes vulnerable. In practical design, C G is chosen to limit the maximum V DG of M 2 at around 1 V. As mentioned, the suggested V DD is 1.2 V. With a typical gate bias of about 0.5 V, V DG is only 0.7 V. Considering the signal swing of transistor, a 1-V limit should be reasonable for proper operation of the proposed circuit. In contrast, decreasing R b can reduce the drain-gate voltage of M 2 to prevent transistors from breakdown but at the expense of lowered gain and degraded output matching. The values of circuit parameters in our final design are shown in Fig. 2 .
III. RESULTS AND DISCUSSION
A. Small-Signal Measurements
The proposed modulator driver using modified cascode stage DA (MCDA) was implemented in a 90-nm CMOS. The micrograph of the chip and the chip connected to the silicon modulator by bond wires are shown in Fig. 5(a) and (b) , respectively. The differential S-parameters were measured by the four-port Keysight N5247A network analyzer, as shown in Fig. 5(c) (only two-port results are shown due to symmetry). The circuit was biased at V DD = 5 V, V DC = 1.8 V, and V G = 0.5 V (see Fig. 2 ) with a total power consumption of 650 mW. Note that most of the V DD voltage drops on R d (3.25 V), and the actual dc voltages at the drain nodes of M 2 and M 1 are only 1.75 and 1.46 V, respectively. The driver 
B. Large-Signal Measurements
The large-signal measurements were performed using the Keysight N4974A pattern generator and the Keysight DSOZ504A Infiniium real time oscilloscope. Note that the differential eye diagram was measured only up to 32 Gb/s limited by the equipment. We also manage to obtain the singleended eye diagrams up to 40 Gb/s by the Anritsu MP1800A signal quality analyzer and the Keysight 86100D oscilloscope. Fig. 6(a) and (b) shows the measured electrical eye diagrams of the modulator driver with a differential output at 20 and 32 Gb/s, respectively. Fig. 6(c) shows the measured singleended eye at 40 Gb/s. The measured differential voltage swing can reach up to 4 V pp (about 3-V eye amplitude), whereas that for the single-ended eye can reach 2.3 V pp including the cable loss. Note that the achieved eye amplitude is still sufficient for the recently reported high speed silicon modulators with a reduced operating voltage [11] . Fig. 6(d) shows the measured optical eye diagram up to 20 Gb/s. The reduced speed can be mainly attributed to the loss and impedance mismatch introduced by the bond wires at the OE interface. Table I shows the comparison with previous works. Compared with [1] using 45-nm silicon-on-insulator CMOS, the proposed circuit based on the DA topology has the advantage of a relatively flat gain over a wide bandwidth. Also, a high gain is achieved by a low cost 90-nm CMOS technology. On the other hand, the design in [1] using a single-stage stacked topology demonstrated a large output swing with a much smaller chip area and lower power consumption.
IV. CONCLUSION
The modulator driver proposed in this letter demonstrated high gain, large bandwidth, and excellent driving capability. With the proposed MCDA topology, the CG transistor in the cascode stage can be protected from damage under a large output swing. The operating frequency reached up to 40 Gb/s, and an output differential swing can reach 4 V pp with an about 3-V eye amplitude.
